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ABSTRACT 
 
Reversible logic has attracted substantial interest due to its low power consumption which is the main 
concern of low power VLSI circuit  design. In this paper, a novel 4x4 reversible gate called inventive 
gate has been introduced and using this gate 1-bit, 2-bit, 8-bit, 32-bit and n-bit group-based reversible 
comparator have been constructed with low value of reversible parameters. The MOS transistor 
realizations of 1-bit, 2- bit, and 8-bit of reversible comparator are also presented and finding power, 
delay and power delay product (PDP) with appropriate aspect ratio W/L. Novel inventive gate has the 
ability to use as an n-to-2n decoder. Different propose d  novel reversible circuit design style is 
compared with the existing ones. The relative results shows that the novel reversible gate wide utility, 
group-based reversible comparator outperforms the present design style in terms of number of gates, 
garbage outputs and constant input. 
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1. INTRODUCTION 
 
  In low power VLSI circuit, planning of power is one of important aspects. According to 
Landauer [1] in 1960 demonstrate that single bit of information loss generate at least KT ln2 J/K 
of energy where K is the Boltzmann constant (1.38x10
-23 
J/K) and T is the absolute temperature. 
Reversible circuits are totally different from irreversible circuits. In reversible logic no bits is loss 
the circuit that doesn't loss information is reversible. 
 
  C.H Bennet [2] in 1973 proves that KT ln2 joule of energy wouldn't be dissipated if the 
reversible circuit consist of reversible gates only. Thus reversible logic operations do not loss 
information and dissipate less heat also as power. Thus reversible logic is probably going to be 
in demand in high speed power aware circuits. A reversible circuit planning has following 
important attributes such as Garbage output, number of reversible gates, constant inputs, all 
should be minimum for efficient reversible circuits. 
 
  Comparator has wide applications in Analog and digital circuits, Analog to digital (A/D) 
converters, Level shifter, and communication system etc. It compares the 2-number of several 
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bits. In this paper introduce group-based n-bit reversible comparator [6,9,11] and n-to-2
n 
reversible decoder with low value of reversible parameters with the help of various lemmas. 
 
  This paper is organized with the following sections: Section 2 and 3 discuss basic definition 
of reversible logic; Section 4 discuss the past work; Section 5 discuss the utility and design 
issue of novel 4x4 inventive gate; Section 6 Planning of low value style reversible comparator 
subsection of 6.1 introduce novel 1-bit comparator cell, subsection 6.2 and 6.3 is novel match, 
larger and smaller comparator cell design; Subsection 6.4, 6.5, 6.6 and 6.7 for 2-bit, 8-bit, 32-
bit and n- bit group-based reversible comparator design respectively; Section 7 Implement 
all comparator cell in MOS transistor with minimum MOS transistor count. Section 8 categories 
as simulation result of comparator. Finally, the paper is concluded and future work with Section 
9. 
 
2. BASIC DEFINITIONS OF REVERSIBLE LOGIC 
 
In this section, we introduce the essential definitions of reversible logic which are relevant with 
this research work. 
 
Definition 2.1 A reversible gate is a Z - input and Z - output that generate a unique output pattern 
for each possible input pattern. 
 
Definition 2.2 In Reversible logic output and input is equal in number. And unwanted output is 
called garbage output it should be minimum as possible. 
 
3. PARAMETER OPTIMIZED FOR DESIGNING EFFICIENT REVERSIBLE 
CIRCUITS 
 
The main challenge of designing efficient reversible circuits is to optimize the different reversible 
parameters which result the circuit design is costly. The most necessary parameters which have 
dominant in efficient reversible logic circuits are: 
 
3.1 Garbage output 
 
Unutilized or unwanted output of reversible circuit is called garbage output. It should be kept 
minimum as possible. 
 
3.2 Constant Input 
 
Constant bits are additional inputs that are not part of the original specification. These bits are 
added in hopes to reduce the circuit complexity or realize a reversible function. They come in the 
form of a constant logic 1 or 0. It is ideal to keep in minimal. 
 
3.3 Few Reversible gates utilized 
 
In this subsection, we present few reversible gates that are used to design for planning different 
types of reversible circuit. First TR (3×3) utilize input (A, B, C) and carry output (P=A, 
Q= BA , C'ABR  , Second BME gate(4X4) utilize input (A, B, C, D)  and carry output 
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(P=A, CABQ  , CADR  ) and DCB'AS  , Third Feynman gate (FG) 2x2 
utilize input (A, B ) and carry output (P=A, BAR  ), Fourth Peres gate (PG) 3x3 utilize 
input (A, B, C) and carry output (P=A, , BAQ  , CABR  ) 
 
3.4 Flexibility 
 
Flexibility refers to the universality of reversible logic gate in realizing more logical function. 
 
4. PAST WORK 
 
In 2010, Himanshu thapliyal et.al [17] design a reversible 8-bit and 64-bit tree-based comparator 
using TR Gate that has the latency of O(log2(n)).But this approach is not suitable for low value 
of reversible parameter and not extended for n-bit reversible comparator. Furthermore another 
comparator design by Rangaraju et.al., [7, 8] in 2011 has shown that design has input circuit as 
first stage and 1-Bit comparator cell as second stage and so on. This idea is extend for n-bit 
reversible comparator design but it is not sufficient to optimizing the reversible parameter. In 
2011, Nagamani et.al. [21] Design a reversible 1-bit reversible comparator with low value of 
reversible parameter but this idea is not extended for n-bit comparator. 
 
In 2013, Ri-gui Zhou et.al. [5] design a novel 4-bit reversible comparator. It is mentioned in 
paper further possibilities of reducing the number of reversible gates, constant input and garbage 
output in the area of reversible comparator design. They proposed new gate and using this gate 
form various gate AND, OR, XNOR, NOT, FA, FS but not form gate NAND, NOR. For 
increasing order of comparator, gate increase in higher order and complexity of design increases 
and also garbage outputs means performance of comparator degrade. 
 
In 2013, Hafiz Md. Hasan babu et.al. [4] design compact n-bit reversible comparator. Its design is 
efficient because it reduce complexity of design. Approach is sufficient and proposed various 
theorem and lemma for calculating n-bit reversible parameter number of gate, total delay, power. 
They proposed two new gate BJS and HLN. These gate form OR, AND, XOR and NOT 
Operation but not form FA, FS, NAND and NOR Operation. For showing expertise of reversible 
gate we work on this and proposed Universal gate called Inventive Gate. It’s performing all 
logical operation NAND, NOR, AND, OR, HA, HS, FA and FS and also form efficient group- 
based n-bit reversible comparator and n-to-2
n 
bit decoder with low value of reversible parameters. 
 
5. UTILITY AND DESIGN ISSUES OF FRESHLY PROJECTED 4X4 
INVENTIVE GATE 
 
In this section, a new 4 x 4 reversible gate named as Inventive gate, is proposed. The 
block representation of inventive gate is depicted in Figure 1. The corresponding truth table 
drawn in Table 1. The inventive gate generates 4 outputs that are defined as follows
cbaP  , )da(bc)dba(Q  , bca)dcb(R   a nd  )cab(d)ca(dbS 
of inventive gate.  
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Inventive 
Gate
a
b
c
d cbaP 
)da(bc)d)ba((Q 
bc)dcb(aR 
)cab(d)ca(dbS 
 
 
Figure 1. Block representation of Reversible 4 × 4 Inventive 
Gate Table 1 Reversibility of the novel Inventive gate 
 
 INPUT    OUTPUT  
d c b a P Q R S 
0 0 0 0 0 0 1 0 
0 0 0 1 1 0 0 1 
0 0 1 0 1 0 1 0 
0 0 1 1 0 1 0 0 
0 1 0 0 1 0 1 1 
0 1 0 1 0 1 0 1 
0 1 1 0 0 1 1 0 
0 1 1 1 1 1 1 0 
1 0 0 0 0 0 1 1 
1 0 0 1 1 0 0 0 
1 0 1 0 1 1 0 1 
1 0 1 1 0 0 0 1 
1 1 0 0 1 1 0 0 
1 1 0 1 0 0 0 0 
1 1 1 0 0 1 1 1 
1 1 1 1 1 1 1 1 
 
5.1 Utility-1 of Inventive gate 
 
The proposed Inventive gate can implement all Boolean expression and it is a universal gate. In 
this paper, Inventive gate is used to design the n-to-2
n 
decoder (Shown in section 5.2) and 1-bit 
comparator (Shown in section 6.1). The classical operations realized using Inventive gate is 
shown in Fig a, b, c, d, e, f, g and h. 
 
Inventive
Gate
)( caP 
)(acQ 
a
0
c
0
)( caS 
'aR 
Inventive 
Gate
)(bdQ 
0
b
0
d
)(bdS 
)''( dbR 
bP 
 
Fig. 1 a. AND, NAND gates Implementation Fig. 1 b. XOR, AND, NOT, OR gates Implementation 
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Inventive
Gate
a
0
c
1
''caS 
Inventive
Gate bcR 
1
b
c
d cbP 
dbS 
 
 
Fig.1  c. NOR gate Implementation Fig. 1 d. XNOR, AND gates Implementation 
 
a
0
b
0 )( baP 
abQ 
1
baQInventive
Gate
a
0
b
)( baP 
Inventive
Gate
 
 
Fig. 1 e. Half adder Implementation Fig. 1 f. Half subtraction Implementation. 
 
a
c
b
0
a
0
b
0
Inventive 
Gate
Inventive 
Gate
cbaP 
abc)ba(Q 
cbaP 
bac)ba(Q 
 
 
Fig. 1 g. Full adder Implementation Fig. 1 h. Full subtraction Implementation 
 
5.2. Utility-2 of Reversible inventive gate as reversible n-to-2n decoder 
 
In this section we show the utility-2 of Inventive gate. It performs the operation of Reversible 2- 
to-2
2 
decoder it consists of two approaches named as approach - 1 and approach - 2. Approach- 1 
of 2-to-2
2 
decoder generate 2 garbage output and number of gate count is 5. Whereas the 
Approach - 2 generate 2 garbage output but reduces number of gate count is 4 as shown in 
Figure 2 (b). And also implement of 3-to-2
3 
decoder (Approach 2) generate 3 garbage output 
and number of gate count 7 as shown in Figure 4. Decoder [3, 11, 14] are widely used in 
applications like information multiplexing, 7 segment show and memory addressing. 
 
5.2.1 Reversible 2-to-22 decoder and 3-to-23 decoder 
Planning of Reversible 2-to-2
2 
decoder is shown in Figure 2(b). It consists of (1 inventive gate+ 
2NOT+ 1 FG+ 1TG) types of gates. It has two input marked a, b apply to inventive gate and 
Feynman gate (FG) respectively obtained output is passed to TG and gives output is (ab) other 
output of decoder is (a' b), (a b') and (a' b'). Completed cell of 2-to-2
2 
decoder are named as 
I_F_T decoder cell. These cell are utilize for designing 3-to-2
3 
decoder as shown in Figure 4. 
 
Lemma 5.2.1.1 An n-to-2
n 
reversible decoder (Approach 1) may be accomplished by a minimum 
of 2
n 
+ 2 reversible gates, where n is that the range of bits and n ≥ 2 
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Proof. We ensure the above statement by mathematical induction. 
For 2-to-2
2 
decoder n = 2 decoder (Approach- 1) is made exploitation (1 inventive gate+ 2NOT+ 
2 FG+ 1TG) types of gates needs a minimum of 6 (2
n 
+ 2) reversible gate. Therefore the 
statement assert for the base value of n=2. 
Accept the statement for n = y thus a y-to-2
y 
decoder may be realized by a minimum of 2
y 
+ 2 
reversible gates. 
For (y+1)-to-2
(y+1) 
decoder is made exploitation y- to -2
y 
decoder and 2
y 
FRG Gate. So the Total 
number of gates needed  to  construct  a  (y+1)  -  to-  2
(y+1)  
decoder  is  a  minimum  of 
2
y
+ 2+2
y 
= 2
y+1
+2 
 
So the statement hold for n = y+1 
 
Lemma 5.2.1.2 An n-to-2
n 
reversible decoder (Approach - 2) may be accomplished by a 
minimum of 2
n
+1 reversible gates, where n is that the range of bits and n≥  2 
 
Proof. We ensure the above statement by mathematical induction. 
 
For 2-to-2
2 
decoder n = 2 decoder (Approach -2) is made exploitation (1  inventive  gate+ 
2NOT+1 FG+1TG) type of gates needs a minimum of 5 (2
n
+1) reversible gate. Therefore the 
statement assert for the base value of n=2. 
 
Accept the statement for n = y thus a y-to-2
y 
decoder may be realized by a minimum of 2
y
+1 
reversible gate. 
 
For (y+1)-to-2
(y+1) 
decoder is made exploitation y-to-2
y 
decoder and 2
y 
FRG Gate. So the total 
range of gates needed to construct a (y+1)-to-2
(y+1) 
decoder is a minimum of. 
2
y
+1+2
y 
= 2
y+1
+1 
 
So the statement hold for n = y+1 and more powerful than approach 1 because it less number of 
gate count. 
 
Lemma 5.2.1.3 An n-to-2
n 
reversible decoder (Approach -2) may be accomplished by a 
minimum of n garbage output, where n is that the range of bits and n≥ 2 
 
Proof. We ensure the above statement by mathematical induction. 
 
For 2-to-2
2 
decoder has garbage output 2 (n) for the base value of n = 2. For higher order decoder 
3-to-2
3 
garbage output 3 (n) for n=3 
Accept the statement for n = k thus a k: 2
k 
decoder may be realized by a minimum of k garbage 
output. 
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Inventive
Gate
FGa
b
0
0
FG
Toffoli
Gate
ba
ab
ba
0 ba
ba
baba)ba( 
 ba
0 ba
GO

ba
a
 
 
Fig. 3 a. Approach- 1 
 
Inventive
Gate
FG
Toffoli
Gate
ab0
GO
b
0
a
1
0
 ba
ba
ba

b
b
 
 
Fig. 3 b. Approach – 2 
 
Figure 2. Two approaches of the Novel 2- to- 22 decoder 
 
I_2F_T 
Decoder
 Cell
I_F_T 
Decoder
 Cell
a
b
1
0
0
0
a
b
ba
ba
ba
ab
ba
ba
ba
ab
 
 
 
Figure 3.  Approach- 2 of proposed reversible 2-to-22 decoder cell.
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a
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0
FRG
c
0
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GO
0
cba
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Fig. 4 c. Approach- 1 
 
I_F_T 
Decoder 
Cell
a
b
0
FRG
c
0
FRG
FRG FRG
ba
ba
ba
ab
bca
cba 0
cba
cba
0
abc
cab
GO
0
cba
cba
1
 
Fig. 4 d. Approach- 2 
 
Figure 4. Two Approaches of the proposed 3 -to- 23 decoder 
 
      (n-1)-to-2
(n-1) 
           I_F_T 
Decoder Cell
FRG FRG
FRG FRG
0x
1x
1nx 
1
0
0
nx
0
0y
1y 0
2y
3y
1ny 
ny
3ny 
2ny  0
GO
0
 
Figure 5. Approach- 2 of proposed reversible n-to-2n decoder. 
 
6. NOVEL DESIGN OF GROUP-BASED REVERSIBLE N-BIT BINARY 
COMPARATOR 
 
Following section we have to project a low value of group-based reversible n-bit comparator. 
 
6.1 Novel 1-bit reversible comparator cell design 
 
Novel 1-bit group-based reversible comparator structure uses 3 gates of 2 types (1 inventive+ 2 
NOT) .It is true that ba  for (a>b), ba for (a<b) and ba for (a=b). The proposed architecture has 
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constant inputs of 2, Garbage outputs of 1 and number of gate count 3. The structure of 1-
bit comparator modelled as I_N Comparator cell. As shown in Figure 6 (a) 
 
6.2 Novel 1- bit Match and larger reversible comparator cell design 
 
Novel 1-bit match and larger comparator structure use 4 Gate of 4 types (1 TR+ 1 NOT+1 
BME+1 FG) .First reversible TR gate use (n- 1)
th 
bits of two logic input a and b it produce two 
significant output ba and ba  first output is not utilize is called garbage output. Two more n
th 
bit input Pn and Qn of previous comparator result is applied to reversible BME Gate it produce 
two significant output Qn-1 = Qn ba and Qn )ba( only Qn-1 output save and other output Qn (a 
b’) is applied to another reversible Feynman gate (FG) and another nth bit input Pn input is 
selecting give one significance output Pn-1 = Qn )ba(  Pn these two output Pn-1 and Qn-1 is 
utilizing further for designing lesser logic comparator design. The proposed architecture has 
constant input of 2, garbage output of 4 and number of gate count 4 (1+1+1+1). The structure of 
Larger and Match design modelled as TR_BME_FG Comparator cell. As shown in Figure 6 (b) 
 
6.3 Novel 1-bit smaller reversible comparator cell design 
 
Novel single bit smaller reversible comparator structure use 4 gate of 2 type (3 FG + 1 
NOT).These structure utilize two input P and Q and give two significant output P and (P⨂Q) 
second output (P   Q) is passed to NOT gate gives QP other output is P and Q for match 
operation use (P), Larger operation (Q) and lesser operation QP . The novel design has 
constant input of 1, Garbage output of 0 and Number of gate count 3 (1+1+1). The structure of 
lesser cell modelled as F_F Comparator cell. As shown in Figure 6 (c) 
 
6.4 Novel Efficient 2-bit reversible comparator design 
 
Design methodology of 2-bit group- based comparator cell used three cell pervious section 
named I_N Comparator cell, TR_BME_FG Comparator cell and F_F Comparator cell these cell 
are connect and gives significant output P,Q and R for Match, Smaller and Larger logic. The 
novel design is shown in Figure. 6 (d) 
Inventive
Gate
)( ba 
b
ba 
Lba 
1*1 
NOT 
Gate
Gba)ba( 
0
1*1 
NOT 
Gate
I_N
 Comparator
 Cell
c=0 & d=1
b
1
0
a
a
1 E)ba( 
E)ba( 
Lba 
Gba)ba( 
GO
 
Fig. 6 a. 
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Gate
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ba
0
nQ
0
nP
1nn Q)ba(Q 
)ba(Qn
1nnn PP)ba(Q 
an-1
bn-1
GO
TR_BME_FG
Comparator 
Cell
an-1
bn-1
Pn
Qn
1nnn PP)'ab(Q 
1nn Q)ba(Q 
BME
Gate
FG
GO
GO
GO
 
Fig. 6b. 
 
Feynman
Gate
Q
0
Feynman
Gate
P P
Q
QP 
F_F
 Comparator
 Cell
P
Q
0
EP
GQ 
L)QP( 
 
Fig. 6c. 
 
I_N
 Comparator
 Cell
1
0
2a
2b
EP 
GQ 
LQP 
1a
1b
2P
2Q
1P
1QTR_BME_FG
 Comparator
 Cell
F_F
 Comparator
 Cell
0
 
Fig. 6d. 
Figure 6. Reversible group-based 2-bit comparator design 
 
a. Reversible 1-bit Comparator. 
b. Match and Larger Cell design using TR_BME_FG Cell. 
c. Smaller Comparator Cell design using F_F Cell. 
d. Reversible 2-bit Comparator. 
 
6.5 Novel architecture of Reversible 8-bit group-based Comparator 
 
Following the extremely comparable analogous approach kept in mind then we are design 
structure of 8-bit group-based Comparator module. The main projected structure for the 8-bit 
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Comparator  is  anticipated  in  Figure  7.  The proposed  architecture  has  constant  input  of  
17(1×2+2×7+1),   Garbage   output   of   29   (1+   4×7+   1×0)   and   Number   of   gate   count   
34 (1×3+4×7+1×3) 
I_N
 Comparator 
Cell
7b
7a
8a
8b
0
F_F
 Comparator
 Cell
EP 
GQ 
LQP 
1P
1Q
8P
8Q
7P
7Q
1
0 TR_BME_FG
 Comparator 
Cell
6a
6P
6Q
TR_BME_FG
 Comparator 
Cell
5a
5P
5Q
TR_BME_FG
 Comparator 
Cell
5b6
b
4a
4P
4Q
TR_BME_FG
 Comparator 
Cell
3a
3P
3Q
TR_BME_FG
 Comparator 
Cell
3b4
b
2a
2P
2Q
TR_BME_FG
 Comparator 
Cell
1a
1P
1Q
TR_BME_FG
 Comparator 
Cell
1b2
b
 
 
Figure 7. Novel architecture of Reversible 8-bit Comparator 
 
6.6 Novel architecture of Reversible 32-bit Group-based Comparator structure. 
For the implementation methodology of 32-bit group-based comparator design use (1 I_N 
Comparator Cell+ 31 TR_BME_FG Comparator cell+1 F_F Comparator cell) .The main 
projected structure for the 32-bit binary group-based comparator cell is anticipated in Figure 8. 
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The proposed architecture has constant input of 65 (1×2+ 2×31+ 1×1), Garbage output of 125 
(1×1+ 4×31+ 1×0) and Number of gate count 33 (1+ 31+ 1) 
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Figure8. Novel architecture of group-based reversible 32-bit comparator. 
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6.7 Novel architecture of Reversible n- bit group- based Comparator structure 
Following the extremely comparable analogous approach we are proposing n- bit group-based 
comparator structure. First idea is replenishment to the main projected structure for the n-bit 
group-based comparator structure is anticipated in Figure 9. For designing 32-bit tree comparator 
cell consist of n
th 
single bit to I_N comparator cell and (n-1), (n-2), (n-3)………..(n-31)th single 
bit apply to TR_BME_FG Comparator cell where n is 32 for 32-bit comparator. This concept is 
apply for n-bit group-based comparator it consist of n
th 
single bit to I_N comparator cell and (n- 
1), (n-2), (n-3)………..(n-31)………….(n-y)th single bit apply to TR_BME_FG comparator cell 
where y=(n-1) 
I_N
 Comparator
 Cell
1
0
2P
2Q
(n-1) Single bit 
number
n Single bit 
number
TR_BME_FG
 Comparator
 Cell
TR_BME_FG
 Comparator
 Cell
F_F
 Comparator
 Cell
(n-y) Single bit 
number
1P
1Q
0
EP 
GQ 
LQP 
 
 
Figure 9. Novel n- bit group- based reversible Comparator 
 
The steps to style a n-bit group-based comparator are describe in Algorithm 1. 
 
Algorithm1. Group- based n-bit Reversible Comparator 
 
(1) Pick up I_N Comparator cell and acquire input an and bn 
(2) Pick up TR_BME_FG Comparator cell and takes (n- 1)th bits of 2-binary variety an-1 and bn-1 
and 2 additional input Pn and Qn from previous comparison result. 
(3) TR_BME_FG Comparator cell 2-output Pn-1 and Qn-1 that indicates whether the given 
binary number are equal to one another or larger. 
(4) Pick up F_F Comparator cell and takes input P, Q it generates output such as P (For Equal) 
L(Less) and G (For Greater). 
 
Lemma 6.7.1 An n-bit group-based reversible comparator may be accomplished by a 6+4 (n-1) 
number of gate, 1+4 (n-1) garbage output, where n is the range of bits and n    2 
 
Proof: We ensure the above statement by mathematical induction. 
An n-bit reversible comparator has number of gate 6+ 4 (n-1). For realization of 2-bit and 8-bit 
reversible comparator setting n=2, 8 alternatively gives 10 and 34 number of gate. 
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An n-bit reversible comparator has garbage output 1+ 4 (n-1) .For realization of 2-bit and 8-bit 
reversible comparator setting n=2, 8 alternatively give 5 and 29 number of garbage output. 
 
Lemma 6.7.2 An n-bit group-based reversible comparator requires (85.816n – 78.989) µW 
power, where n is the range of bits and n    2 
 
Proof: Novel n-bit group-based comparator uses I_N Comparator cell, (n– 1) TR_BME_FG 
Comparator cell and one F_F Comparator cell. Total power relished by following specified 
equation 
 
Total Power (P) = PI_N Cell + (n-1) PTRE_BME_FG Cell + PF_F Cell 
 
All Comparator cell implement in MOS transistor and finding power using T-Spice tool for 90nm 
technology node. We have computed the power of I_N comparator cell, TRE_BME_FG 
Comparator cell and F_F Comparator cell that are 3.358, 85.816 and 3.470 µW respectively. Now 
the total power (P) of an n-bit group-based comparator as below 
 
P= {3.35 + (n – 1) 85.81+ 3.4702} µW 
= (3.35 +85.81n – 85.81 + 3.4702) µW 
= (85.81n – 78.98) µW 
Lemma 6.7.3 An n-bit group-based reversible comparator may be accomplished by a Timing 
delay (T) of (115.010 n – 100.854) ns, where n is the range of bits and n  2 
 
Proof: Novel n-bit group-based Comparator uses I_N Comparator cell, (n– 1) TR_BME_FG 
Comparator cell and one F_F Comparator cell .Total delay (T) relished by following specified 
equation 
 
Total delay (T) = TI_N Cell+ (n – 1) TTRE_BME_FG Cell + TF_F Cell 
 
All Comparator cell implement in MOS transistor and finding delay using T-Spice tool for 90nm 
technology node. We have computed the power of I_N comparator cell, TRE_BME_FG 
Comparator cell and F_F Comparator cell that are 12.51, 115.010 and 1.608 ns respectively. Now 
the delay of an n-bit group-based comparator as below 
 
T= {12.51+ (n –1) 115.010 + 1.608} ns 
= (12.51+ 115.010 n – 115.010 + 1.608) ns 
= (115.010 n – 100.854) ns 
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Algorithm- 2 Reversible group-based n-bit comparator 
 
 
*Design a n-bit reversible binary comparator when (n ≥ 2)  with minimum number of gates and 
garbage output. 
Begin 
Step 1. Pick up I_N comparator cell and pick input Xn and output Yn for two n-bit number 
1 . Xn[1] = an //n
th 
input of an 
2. Xn[2] = bn //n
th 
input of bn 
3. Xn[3] = 0 
4. Xn[4] = 1 
5. If Xn[1] < Xn[2] then 
Yn[2] = Ryn=1 
6. Else if Xn[1] > Xn[2] then 
Yn[4] = Qyn=1 
 
7. Else Yn[1] = Pyn = 1 
End if 
Step 2. For TR_BME_FG and F_F Comparator cell, Level of input and output are considered 
to be Yn and Yn-1 respectively 
Loop 
8. For j = n - 1 to 1 
Pick up TR_BME_FG Comparator cell WJ 
If j = n-1 then 
WJ[1] = Xn[4] = QYn 
WJ[2] = Xn[1] = PYn 
WJ[3] = bn-1 
WJ[4] = an-1 
Else 
WJ[1] = WJ-1[2] = QYn-1 
WJ[2] = WJ-1[1] = PYn-1 
WJ[3] = aj //(n-1)
th 
input of an 
WJ[4] = bj //(n-1)
th 
input of bn 
End if 
End loop 
9. Step 3. Pick up F_F Comparator cell and pick input V and output Z 
V[1]= W[1] 
V[2] = W[2] 
V[3] = 0 
Z[1] = W[1] 
Z[2] = [W[1]  W[2]] 1 
Z[3] = W[2] 
  10. End   
 
7. MOS TRANSISTOR IMPLEMENTATION OF DIFFERENT 
COMPARATOR CELL 
 
In this section implement different comparator cell in MOS transistor with minimum MOS 
transistor count. MOS transistor implementations of 2-bit comparator uses 14 MOS transistors, 
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TR_BME_FG Comparator cell required 18 MOS transistor and for F_F comparator cell require 4 
MOS transistor. These cells are connected for required 2-bit, 8-bit and 64-bit reversible 
comparator operation and analyzed in terms of power consumption, delay and power delay 
product (PDP). 
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Figure 10. MOS transistor implementation of Figure 11. MOS transistor implementation of 
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Figure 12. MOS transistor implementation of TR_BME_FG Comparator Cell 
International Journal of VLSI design & Communication Systems (VLSICS) Vol.5, No.5, October 2014 
17 
 
 
D
el
ay
 (
x
E
-0
8
) 
8. SIMULATION RESULT AND DISCUSSION 
 
Novel design of 2-bit, 8-bit, 64-bit and n-bit group-based reversible comparator is implemented 
in T-Spice and optimized the speed, power for appropriate W/L ratio using 90nm technology 
node. Individual cell performance parameters analyze for reducing input voltage and finding 
power consumption, delay etc. 
 
 
Figure 13. Simulation output of 1-bit comparator. 
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Figure 14. Power and delay Comparison at different input voltage of 1-bit comparator. 
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Figure 15.  Input voltage versus Power delay product (PDP) of 1-bit Comparator. 
 
 
 
Figure 16. Simulation output of 2-bit comparator. 
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Figure 17. Power and delay Comparison at different Input voltage of 2-bit comparator. 
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Figure 18. Input voltage versus Power delay product (PDP) of 2-bit Comparator. 
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Figure 19. Channel Length Variation versus power and delay of 2-bit Comparator 
 
 
Table 2. Comparison between anticipated and existing in terms of expertise of reversible gate 
RGate Gate can be used as n- 
bit comparator 
Single Gate can be 
used as Full 
subtractor 
Gate can be 
used as n-to-2
n 
decoder 
Anticipated Inventive 
Gate 
Y Y Y 
Available Circuit [4] Y N N 
Available Circuit [3] N N Y 
Available Circuit [12] N N N 
Available Circuit [13] N N N 
Available Circuit [15] N N N 
Available Circuit [6] Y N N 
 
Available Circuit [5] Y Y N 
 
Maximum Power variation (xE-05) 
Maximum Delay variation (xE-08) 
10 
 
8 
 
6 
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2 
P
D
P
 (
x
E
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3
) 
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Table 3. Comparison between anticipated and existing style comparator in terms of NOG, GO, CI, power 
and delay 
 
Methods NOG GO CI Power (µW) Delay (ns) 
Anticipated work 6+4(n-1) 1+4(n-1) 1+2n (85.81n – 78.98) (115.010n – 100.854) 
Thaplial et al. 
[17] 9n (6n −6) -- (268.23n −239.2) {0.23 x log2(n) + 0.1} 
Vudadha et al. 
[18] (4n −2) (5n −4) -- (122.36n −60.36) {0.09*log2(n) + 0.2} 
Rangaraju et al. 
[7 ] (7n −4) (5n −4) -- (182.53n +76.55) (0.2n − 0.16) 
Hafiz Md. Hasan 
Babu [ 4] 3n (4n-3) 3 (117.76n −32.94) (0.15n − 0.03) 
 
NOG-number of gate, GO-Garbage output, CI-Constant input, Y=Yes, N=No 
 
Table 4 Comparison between anticipated and existing style Comparator in terms of garbage output and 
constant input 
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9. CONCLUSION AND FUTURE WORK 
 
This paper is mainly focused on novel design of the reversible 4x4 inventive Gate. It utilized as 
1-bit, 2-bit, 8-bit, 32-bit and n-bit group-based binary comparator and n-to-2
n 
decoder. Moreover, 
the low value styles of reversible parameter have been established for the proposed circuits. For 
example, and n-to-2
n 
decoder uses at least 2
n 
+ 1 reversible gates and its n garbage output: an n- 
bit comparator utilize 6+4 (n - 1) number of reversible gate, 1+4 (n-1) garbage output. The 
proposed group- based comparator achieves the improvement of 19.87% in terms of garbage 
output and 31.57% in terms of constant input over the existing one [7]. Simulation of the novel 
comparator circuits have shown that it works correctly and finding parameter power and delay. 
The proposed circuits will be useful for implementing the ALU and control unit of processor. 
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